

# WHERE PASSION LEADS TO EXCELLENCE





# Internship program



## INTERNSHIP PROJECT

---

Combining your student life with internship can be challenging, but where there's a will there's a way. And the way is easy since your internship in Elsys EE can be the subject of your master thesis. Check out the list of [AVAILABLE THESIS PROJECTS.](#)



## EXPERIENCED MENTOR

---

You are in good hands. Every step of the way you will have full support from an experienced mentor. It's a good thing to have someone who can answer your questions and guide you along the way.



## FULLY REMOTE

---

Health is priority number one; therefore our program is fully remote with respect to office worktime. Frequent online meetings as well as dedication of our engineers have secured successful online scholarship program.



## PAID INTERNSHIP

---

The knowledge and first hand experience you will get out of your internship is priceless. However, we will still provide you with additional financial support during your internship months.



## NO LOCK-IN CONTRACT OBLIGATION

---

We are looking for a true match among our interns. Someone that clicks with us, and we click with them perfectly. That's why we don't bind our interns with lock-in-contracts. It's a true internship.




## 2 IN 1


---

The project you are working on can be the topic of the graduate, master thesis or seminar paper. Check out the list of: [AVAILABLE THESIS.](#)



# Internship – important dates

- Deadline for Application **17<sup>th</sup> January**
  - The final list of selected candidates will be announced by **31<sup>st</sup> January**
  - **Mid-February** start
  - **3 months** duration (**4 months** in case of AMS)
  - Apply through our Website [www.elsys-eastern.com](http://www.elsys-eastern.com) -> Career -> Internship
- 

# Internship timelines AMS & Digital Verification



# Internship timeline Digital Design & IC Layout



Analog IC layout methodology and flow basics

CAD tools basics

Introduction to 55nm CMOS process technology

Standard analog design topologies layout training

Introduction to Linux environment

Introduction to more advanced IC layout topics

Introduction to more complex circuits and complex hierarchy and requirements

Working on layout and physical verification of 2-3 complex modules

# Winter internship program

10 open positions in Novi Sad and Belgrade

Analog Custom IC Layout Engineer

Analog Mixed-Signal Design and Verification Engineer

Digital Design Verification Engineer

Digital IC Design Engineer

Apply before 17th January



# Contact

- [zeljko.boloban@elsys-eastern.com](mailto:zeljko.boloban@elsys-eastern.com)
- **+381 64 9630 282**